Abstract-Over the last few decades, CMOS-based digital circuits have been steadily developed. However, because of the power density limits, device scaling may soon come to an end, and new approaches for circuit designs are required. Multi-valued logic (MVL) is one of the new approaches, which increases the radix for computation to lower the complexity of the circuit. For the MVL implementation, ternary logic circuit designs have been proposed previously, though they could not show advantages over binary logic, because of unoptimized synthesis techniques. In this paper, we propose a methodology to design ternary gates by modeling pull-up and pull-down operations of the gates. Our proposed methodology makes it possible to synthesize ternary gates with a minimum number of transistors. From HSPICE simulation results, our ternary designs show significant power-delay product reductions; 49 % in the ternary full adder and 62 % in the ternary multiplier compared to the existing methodology. We have also compared the number of transistors in CMOS-based binary logic circuits and ternary device-based logic circuits.
I. INTRODUCTION
Up to now, CMOS-based digital system has been improved with the continuous device scaling. However, power density limits prevent further device scaling and new approaches for circuit designs are required [1] . Multi-valued logic (MVL) is one of the new approaches to fundamentally solve the circuit complexity of binary system. MVL allows logic gates to process more values, and is able to implement the same circuit with fewer elements and interconnect wires. Therefore, the MVL can achieve smaller area and less power consumption compared to the binary logic.
Recently, several ternary (three-valued) devices have been studied to realize the MVL circuits. To implement a ternary gate, multi-threshold voltage (V th ) logic has been exploited with CMOS [2] or carbon nanotube FET (CNTFET) [3] . In quantum-dot gate FET (QDGFET) [4] , the multi-V th has been physically embedded in a single device gate stack to reduce the circuit complexity. Ternary CMOS (T-CMOS) has been proposed which is a CMOS-compatible ternary device technology [5] . Meanwhile, there have been relative few researches on design methodology for the ternary devices, especially, ternary gate design and logic synthesis. Since the conventional synthesis methodology cannot consider the special characteristics of Fig. 1 . An optimal static gate design methodology for the synthesis of ternary logic using emerging devices. This example shows the SUM gate of the half adder for balanced ternary logic synthesized in T-CMOS. the ternary devices, research is necessary on the ternary logic synthesis.
Logic synthesis is a process of circuit design that satisfies a given truth table. The truth table of binary logic can be converted into a sum-of-products (SOP) expression and then it is optimized to implement the circuit design. However, the truth table of ternary logic consists of three values and cannot be converted into a SOP expression. Therefore, a logic synthesis methodology which converts the ternary values to binary values has been proposed [6] . Based on this approach, a gate design methodology using diode connected transistors instead of resistors has been proposed. Various gate designs have been proposed to reduce the number of transistors subsequently. However, the proposed designs have been optimized for specific circuits such as ternary adders and ternary multipliers, making it difficult to optimally implement ternary logic circuits at the system level. Recently, a ternary logic synthesis methodology based on multiplexers using a transmission gate has been proposed to synthesize a general logic design [7] . However, transmission gates have worse power, speed, and noise margin than static gates.
In this paper, we propose an optimal static gate design methodology for the synthesis of ternary logic using emerging devices. As shown in Fig. 1 , we build pull-up/pull-down tables from the truth table of ternary logic, and generate an optimal gate circuits based on the switching tables. Our proposed methodology is applicable to all emerging devices supporting ternary logic such as CNTFET, QDGFET, and T-CMOS. Ternary logic circuits generated from our design methodology show significant reduction on the number of transistors compared to binary logic circuits. In addition, while previous stud- ies were limited to standard ternary logic design, this study can be applied to balanced ternary logic [14] . The main contributions of our work are as follows:
• We have modeled the characteristics of emerging ternary devices, and proposed an optimal design methodology for static ternary gates using the emerging devices.
• Our proposed methodology can be applied to all emerging devices and optimally synthesize the static ternary gates. We have verified this by synthesizing ternary logic designs with CNTFET and T-CMOS.
• Our proposed methodology can be applied to not only standard ternary logic but also balanced ternary logic.
• We demonstrate the energy (power-delay product) benefits of our ternary design over previous multiplexer-based design.
The remainder of this paper is organized as follows. Section II models the characteristics of emerging devices for ternary logic synthesis. Section III proposes a methodology for designing optimal ternary logic gates based on modeled ternary devices. Section IV verifies the performance improvement of the ternary circuits synthesized through the proposed methodology. Section V summarizes and concludes the paper.
II. TERNARY DEVICE CHARACTERISTICS MODELING
Emerging devices which support a ternary logic include ntype and p-type transistors with different threshold voltages [8] . The operation of the ternary devices can be modeled as an ON/OFF-state switching operation that the flow of current between the source and the drain is controlled according to the gate voltage. The general operation of a CNTFET is the same as CMOS. However, when voltage of the gate is half V DD , the 1.487 nm diameter CNTFET becomes ON-state and the 0.783 nm diameter CNTFET becomes OFF-state. Fig. 2 shows the switching operations of the CNTFET when the gate voltage is half V DD . The different diameters are determined by the chirality vector, with 1.487 nm corresponding to (19, 0) and 0.783 nm corresponding to (10, 0) . In addition, a 1.018 nm diameter CNTFET with a chirality vector of (13, 0) has been proposed in [6] for voltage dividing instead of resistance.
The negative ternary inverter (NTI) and positive ternary inverter (PTI) circuits proposed in [6] are connected to gate of the CNTFET devices to implement additional switching operations with a small number of transistors. In addition, by connecting the circuits with proposed switching operations in series and in parallel, it is possible to implement all kinds of ON/OFF switching operations according to the gate voltage. Fig. 3 shows CNTFETs that can be used for pull-up/down networks. In Fig. 3 , I is input value of the gate voltage, I N is input value of the gate voltage through NTI, and I P is input value of the gate voltage through PTI. The input value '0, 1, 2' means the state of voltage (e.g., GND, half V DD , V DD ). In this paper, 1.487 nm, 1.018 nm, and 0.783 nm CNTFET is depicted in blue, green, and red colors, respectively. The switching operator A i in Equation 1 and 2 represent the ON/OFF-state of a circuit when a specific input value is received. Conditions with more than one ON-state for certain input values can be expressed as the sum of the switching operators.
When two or more transistors are connected in series, the pull-up/down networks become ON-state when all transistors are in the ON-state. When two or more transistors are connected in parallel, pull-up/down networks are ON-state even if only one transistor is in the ON-state. 
III. STATIC TERNARY GATE DESIGN METHODOLOGY

A. Single Input Gate Design
Static gates (complementary gates) have high performance, low power and good noise margins. Generally, static gates are composed of pull-up network connected to V DD with ptype transistor and pull-down network connected to GND with n-type transistor. The ternary logic gates are implemented with two logic paths, which control the output value to be V DD /GND and half V DD separately. Fig. 4 shows the structure of static ternary gate composed of the V DD /GND path and the half V DD path. The V DD /GND path makes the output value to be V DD when the pull-up network becomes ON-state, and the output value to be GND when the pull-down network becomes ON-state. At this time, the pull-up/down networks operate complementarily, such that they do not enter the ON-state at the same time. The pull-up/down networks of the half V DD path simultaneously enter the ON-state, allowing the output value to be half V DD through diode-connected transistors. At this time, V DD /GND path should be OFF-state.
To design an optimized static ternary gate, a switching table for the pull-up/down networks should be generated based on a given truth table. The switching table shows the switching conditions of the pull-up/down networks to obtain each output value. The switching table should be generated for V DD /GND path and half V DD path separately. Fig. 5 shows the switching table of a standard ternary inverter (STI), which is a representative example of a static ternary gate. The switching value is indicated as one at the ON-state and zero at the OFF-state. When the pull-up network of the V DD /GND path is ON-state, the pull-up network of the half V DD path can be ON-state or OFFstate. Similarly, when the pull-down network of the V DD /GND path is ON-state, the pull-down network of the half V DD path can be ON-state or OFF state, and it is indicated as 'X' (don't care condition). The switching table consists of two values which can be converted into a SOP expression. Equation 3 and 4 represent SOP expressions which are converted from the switching table. Each switching value is multiplied by switching operators 'A 0 , A 1 , A 2 ', and they are added together. Equation 5 and 6 represent SOP expression of the half V DD path. Each SOP expression can be calculated as sum of the operators which is multiplied by one. The calculated SOP expression is mapped to the ternary device switching table shown in Fig. 3 . The circuit is designed with the pull-up/down networks of each path. The 'X' is considered to use fewer ternary devices. For example, in Fig. 5 , STI is synthesized with six transistors when the 'X' of the switching table is ON-state. On the other hand, it is synthesized with eight transistors when it is OFF-state. The sum of operators represents a parallel connection of the transistors, and the product represents a serial connection of the transistors.
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B. Design Automation for Multi-Input Gate
The methodology of a single input gate design can be applied to gate designs with more than two inputs. However, we need to minimize a SOP expression, because gates are getting more complicated as the number of input variables increases. Fig. 6 shows the switching table of the pull-up and the pull-down networks for a ternary SUM gate. The switching table can be converted into the SOP expression as shown in Equation 7 to 10, and they can be minimized through the modified Quine-McCluskey (Q-M) algorithm [12] . The modified Q-M algorithm weights the minterm with fewer ternary devices to consider the don't care condition 'X'. Fig. 7 summarizes the flow of our static ternary gate design methodology.
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IV. EXPERIMENTAL RESULTS AND ANALYSIS
To analyze our ternary design methodology, we have synthesized several arithmetic logic gates, including the ternary full adder and the ternary multiplier. Fig. 8 shows gate-level schematic of the ternary full adder and the ternary multiplier. This schematic can be used for both standard ternary logic and balanced ternary logic. Table I shows the function of the synthesized gates used in our experiments. Since our methodology is applicable to all emerging devices that support ternary logic, we have synthesized the circuit using the CNTFET and T-CMOS. Our experiments have been carried out by HSPICE simulation [15] using the CNTFET compact model [9] . The V DD is 0.9 V and the input pattern of [11] and 10 ns transition time has been used for the simulation. We have measured average power and worst delay for full adders and multipliers. PDP (power-delay product) is calculated with a product of the average power and the worst delay. The simulation results are normalized to our proposed results. Optimization techniques, such as parameter change and gate sizing, have not been applied to confirm the impact of methodology. 
A. Standard Ternary Full Adder
Standard ternary full adder consists of two half adders and NANY gate, and one half adder consists of one SUM gate and one NCARRY gate. Fig. 9 shows the transistor-level schematic of the standard ternary full adder using CNTFET. Table II compares the normalized worst delay, average power, and PDP results of ternary full adder. Our proposed design shows 49 % PDP reduction compare to the design of [7] , which is based on a transmission gate. Moreover, our proposed design shows 79 % PDP reduction compare to the design of [11] . Fig. 11 shows reduction rate of the normalized PDP of proposed designs compare to the previous works for each load capacitors, 2 fF and 3 fF . It can be seen that the static gates used in the proposed design are more efficient than the gates proposed in the previous works.
B. Balanced Ternary Full Adder
Balanced ternary logic is an efficient notation to present a signed ternary arithmetic [13] , [14] . To implement signed ternary arithmetic logic with standard ternary logic, we need to use 3's complement. Then, a sign trit can take logic value zero and two, and it reduces the number of representations to one third. On the other hand, one trit of balanced ternary logic consists of 1, 0, and -1, so signed ternary arithmetic logic can be implemented without loss of a sign trit. Fig. 10 shows the transistor-level schematic of the balanced ternary full adder using CNTFET. 
C. Ternary Multiplier
A single-trit ternary multiplier based on standard ternary logic consists of a product gate and a carry gate. The proposed ternary multipliers have been significantly improved over previous designs. Table III shows comparison of the normalized worst delay, average power, and PDP results between ternary multipliers. From the results, we can see that our proposed design has significantly reduced the data path delay and required number of devices compared to design in [7] . Our proposed design shows 62 % PDP reduction compared to the previous work [7] .
We have also implemented a single trit multiplier based on the balanced ternary logic. Compared to the standard ternary multiplier, the benefit of balanced design is that it has only one output. The reason is that one trit of balanced ternary logic is composed of 1, 0, -1 and the multiplication result does not make a carry trit. Fig. 12 shows the number of transistors with different digit size of the signed multiplier. We have implemented a multidigit multiplier based on an array multiplier structure using CMOS and T-CMOS. From the experimental results, we can see that ternary multiplier shows smaller number of elements over the binary multiplier, especially on the large digit size.
V. SUMMARY AND CONCLUSIONS
In this paper, we propose an optimized gate design methodology for the synthesis of ternary logic circuits. Our proposed methodology can be applied to all emerging devices that support ternary logic (e.g., CNTFET, QDGFET and T-CMOS). Using our ternary gate design technique, it is possible to synthesize ternary logic circuits with various gates. In addition, gates for balanced ternary logic circuits, which have not been studied much in the previous researches, can be implemented optimally. Our design methodology can synthesize ternary gates with a minimum number of transistors. From our experimental results, our ternary designs show significant powerdelay product reductions compared to the existing methodologies. We have also compared the number of transistors in our ternary circuits with CMOS-based binary logic circuits, and observed that ternary logic circuits have area benefits with increasing digit sizes. 
